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Abstract. Although memristive devices with threshold volt-
ages are the norm rather than the exception in experimen-
tally realizable systems, their SPICE programming is not
yet common. Here, we show how to implement such sys-
tems in the SPICE environment. Specifically, we present
SPICE models of a popular voltage-controlled memristive
system specified by five different parameters for PSPICE and
NGSPICE circuit simulators. We expect this implementation
to find widespread use in circuits design and testing.
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1. Introduction
In the last few years, circuit elements with memory,
namely, memristive [1], memcapacitive and meminductive
[2] systems have attracted considerable attention from dif-
ferent disciplines due to their capability of non-volatile low-
power information storage, potential applications in analog
and digital circuits, and their ability to store and manipulate
information on the same physical platform [3]. However,
when combined into complex circuits, progress in this field
significantly relies on the available tools at our disposal. One
such tool is the SPICE simulation environment, commonly
used in circuit simulations and testing. While several SPICE
models of memristive [4, 5, 6, 7, 8, 9, 10], memcapacitive
[6, 11] and meminductive [6, 12] elements are already avail-
able, they typically [4, 5, 6, 7, 8] rely on physical models
without a threshold (see, e.g., [13, 14]).
Threshold-type switching is instead an extremely im-
portant common feature of memristive devices (for exam-
ples, see [3]) and, due to physical constraints, likely to be
common in memcapacitive and meminductive elements as
well [15]. Indeed, it is the threshold-type switching which
is responsible for non-volatile information storage, serves as
a basis for logic operations [16, 17], etc., and therefore, it
can not be neglected. For instance, experimentally demon-
strated memristive logic circuits [16] and emerging memory
architectures [18] support fixed-threshold modeling [19] of
memristive devices. Moreover, the atomic migration respon-
sible for resistance switching in many important experimen-
tal systems is induced by the applied field and not by the
electric current flow. Therefore, models with voltage thresh-
old [19, 9] are physically better justified than those with the
current one [10].
In the present paper we introduce a SPICE model for
a memristive device with threshold voltage that has been pro-
posed by the present authors [19]. Using this type of mem-
ristive devices, we have already demonstrated and analyzed
several electronic circuits including a learning circuit [19],
memristive neural networks [20], logic circuits [17], analog
circuits [21] and circuits transforming memristive response
into memcapacitive and meminductive ones [22]. These pre-
vious results thus demonstrate the range of applicability of
the selected physical model. As a consequence, we expect
its SPICE implementation to find numerous applications as
well.
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Fig. 1. Sketch of the function f (VM) for (a) α > 0 and β > 0
and (b) α= 0 and β> 0.
2. SPICE Model
The equations describing memristive systems can be
formulated in the voltage- or current-controlled form [1].
In some cases, a voltage-controlled memristive system can
be easily re-formulated as a current-controlled one and vice
versa [3]. Let us then focus on voltage-controlled memristive
systems whose general definition (for an nth-order voltage-
controlled memristive system) is given by the following re-
lations
I(t) = R−1M (X ,VM, t)VM(t), (1)
X˙ = f (X ,VM, t) (2)
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where X is the vector representing n internal state variables,
VM(t) and I(t) denote the voltage and current across the de-
vice, and RM is a scalar, called the memristance (for memory
resistance).
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Fig. 2. Schematic of the SPICE model. The memristive device
functionality is organized as a subcircuit consisting of
a behavioral resistor R, current source B and capacitor C.
The voltage across the capacitor (at the node x) defines
the resistance of R.
A specific realization of a voltage-controlled memris-
tive system with threshold has been suggested by the present
authors in [19]. Such a memristive system is described by
I = X−1VM, (3)
dX
dt
= f (VM) [θ(VM)θ(Ro f f −X)+
θ(−VM)θ(X−Ron)] , (4)
with
f (VM) = βVM +0.5(α−β) [|VM +Vt |− |VM−Vt |] (5)
where Vt is the threshold voltage, Ron and Ro f f are limit-
ing values of the memristance RM ≡ X , and the θ-functions
(step functions) are used to limit the memristance to the re-
gion between Ron and Ro f f . The important model param-
eters are the coefficients α and β that characterize the rate
of memristance change at |VM| < Vt and |VM| > Vt , respec-
tively. These two coefficients define the slopes of the f (VM)
curve below and above the threshold (see Fig. 1). When
α= 0 (Fig. 1(b)), the device state changes only if |VM|>Vt .
Note that Eqs. (3)-(5) are written in such a way that a posi-
tive/negative voltage applied to the top terminal with respect
to the bottom terminal denoted by the black thick line always
tends to increase/decrease the memristance RM (the opposite
convention has been used in [19]).
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Fig. 3. Memristive device directly connected to a voltage source
V (t).
The SPICE model for these devices is formulated fol-
lowing the general idea of Ref. [4]. For NGSPICE circuit
simulator, the memristive system is realized as a sub-circuit
combining a behavioral resistor R (a resistor whose resis-
tance can be specified by an expression), a current source
↑, and a capacitor C. Table 1 presents the code of the sub-
circuit. Its second line (Bx ...) defines the current source with
the current specified through ternary functions. (A ternary
function is defined in the code as a ? b : c, which means ”IF
a, THEN b, ELSE c” [23].) The purpose of these functions
is to limit RM between Ron and Ro f f . The third line of the
code in Tab. 1 specifies the capacitor C (Cx ...) with an initial
condition. The fourth line (Rmem ...) defines the behavioral
resistor whose resistance takes the same numerical value as
the voltage across the capacitor. The next line (.func ...) pro-
vides the function f according to (5). We have not experi-
enced any convergence problems using Tab. 1 model with
NGSPICE simulator that potentially could result from ”IF-
THEN” statements. Clearly, (3)-(5) could be programmed
differently, employing smoothing functions (e.g., arctan(),
sigmoid or similar function) as we do below in the case of
PSPICE simulator model. Moreover, instead of ”IF...THEN”
statement in Tab. 1, one can use a step function based expres-
sion. In this case, the ”Bx ...” line of the code should be re-
placed with ”Bx 0 x I={f1(V(pl,mn))*(u(V(pl,mn))*u(Roff-
V(x))+u(V(mn,pl))*u(V(x)-Ron))}”.
For PSPICE circuit simulator, the SPICE model of
memristive device with threshold is formulated slightly dif-
ferently without the use of behavioral resistor. Instead, we
employ an additional current source playing the role of be-
havioral resistor [24]. In addition, in order to avoid conver-
gence problems, the function f in (5) should be smoothed.
In the most important case of α = 0, the smoothing of f is
straightforward. Tab. 2 presents the code for PSPICE circuit
simulator for this case. In Tab. 2, nu1 and nu2 are smoothing
parameters used in smoothed step functions f 2 and f 3 (al-
though we prefer to use different smoothing parameters for
functions of voltages and resistances, a common smoothing
function could also be used). We have verified that simula-
tion results are identical in both versions of SPICE and that
PSPICE code is also compatible with LTspice circuit simula-
tor. In addition, we note that the value of beta in Tab. 2 was
selected to match switching times of real memristive devices
that are in nanoseconds range. We suggest to select the max-
imum allowable time step not exceeding 0.01ns when using
this value of beta.
3. Example
Let us consider a memristive device with threshold
directly connected to a sinusoidal voltage source V (t) =
V0 sin(2piνt) as presented in Fig. 3. The circuit simulations
are performed as a transient analysis of the circuit taking into
account initial conditions (the uic option of .tran) within the
NGSPICE circuit simulator. In our simulations, we consider
two different types of memristive devices with threshold cor-
responding to two cases of functions f (VM) as presented in
Fig. 1. In the first case (that can be dubbed as a memris-
tive device with a soft threshold) the coefficients α,β > 0
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.subckt memristor pl mn PARAMS: Ron=1K Roff=10K Rinit=5K alpha=0 beta=1E13 Vt=4.6
Bx 0 x I='(f1(V(pl,mn))>0) && (V(x)<Roff) ? {f1(V(pl,mn))}: (f1(V(pl,mn))<0) && (V(x)>Ron) ? {f1(V(pl,mn))}: {0}'
Cx x 0 1 IC={Rinit}
R0 pl mn 1E12
Rmem pl mn r={V(x)}
.func f1(y)={beta*y+0.5*(alpha-beta)*(abs(y+Vt)-abs(y-Vt))}
.ends
Tab. 1. NGSPICE implementation of Eqs. (3)-(5).
.subckt memristor pl mn PARAMS: Ron=1K Roff=10K Rinit=5K beta=1E13 Vtp=4.6 Vtm=4.6 nu1=0.0001 nu2=0.1
Gx 0 x value={f1(V(pl)-V(mn))*(f2(f1(V(pl)-V(mn)))*f3(Roff-V(x))+f2(-f1(V(pl)-V(mn)))*f3(V(x)-Ron))}
Raux x 0 1E12
Cx x 0 1 IC={Rinit}
Gpm pl mn value={(V(pl)-V(mn))/V(x)}
.func f1(y)={beta*(y-Vtp)/(exp(-(y-Vtp)/nu1)+1)+beta*(y+Vtm)/(exp(-(-y-Vtm)/nu1)+1)}
.func f2(y1)={1/(exp(-y1/nu1)+1)}
.func f3(y)={1/(exp(-y/nu2)+1)}
.ends
Tab. 2. PSPICE implementation of (3)-(5) for α = 0. For the sake of versatility, Vt p and Vtm are introduced to define voltage thresholds
separately for opposite polarities.
and α < β. In this case, the memristance changes at any
V 6= 0. However, the change is faster when the applied volt-
age magnitude is above the threshold voltage (|V | > Vt ). In
the second case (Fig. 1(b)), α= 0. Consequently, the mem-
ristance changes only when the applied voltage exceeds the
threshold voltage (|V |>Vt ). This second case is closer to the
actual behavior of many experimentally realizable memris-
tive systems [3]. We call this type of systems as memristive
devices with hard threshold.
Fig. 4 presents selected results of our simulations
showing the circuit dynamics at long times (the initial tran-
sient interval is omitted). We consider two types of memris-
tive devices – one with a soft and another with hard thresh-
olds (α = 0.1β and α = 0, respectively) – and plot the ap-
plied voltage, current and memristance as functions of time
for these two cases at a frequency ν= 0.05 GHz. Clearly, in
both cases, the current through the device is not of the sim-
ple sine form. The plot of memristance as a function of time
demonstrates that the range of memristance change in (a) is
larger than in (b) (actually, in (a), RM switches between Ron
and Ro f f ). The vertical dashed line in Fig. 4(a) helps notic-
ing that in Fig. 4(a) the memristance starts changing as soon
as the sign of applied voltage changes. In Fig. 4(b), instead,
the change of RM occurs solely when |V | > Vt . As a conse-
quence, the shapes of RM(t) in Fig. 4(a) and (b) are slightly
different, and the steps in RM(t) in Fig. 4(b) are shifted along
the horizontal axis compared to those in Fig. 4(a).
The current as a function of voltage at several selected
values of ν is plotted in Fig. 5. Clearly, these curves are
typical frequency-dependent pinched hysteresis loops [1, 2].
The character of the loops for memristive systems with hard
and soft thresholds is slightly different. While for memris-
tive systems with soft threshold the curve for the lowest fre-
quency has the smallest loop span, the situation for the mem-
ristive system with hard threshold is opposite: the largest
loop span occurs at the lowest frequency. This result, how-
ever, is not surprising if we take into account the fact that
in the memristive system with soft threshold the change of
RM occurs at lower voltages. Moreover, the insets of Fig. 5
demonstrate the memristance RM(t) as a function of V (t) at
a particular frequency. It is not difficult to notice that in the
case of the memristive system with hard threshold (shown in
the inset of Fig. 5(b)), RM changes only when |V | exceeds
Vt = 4.6 V .
4. Conclusions
We have developed and tested a SPICE model of mem-
ristive devices with threshold voltage. In this model, the
limiting conditions for the memristance are realized using
ternary functions which adhere more closely to the actual
physical situation, compared with the window functions ap-
proach previously suggested [14]. The memristive device
is realized as a sub-circuit consisting of several elements.
While the present model is based on a single internal state
variable, X , it can be easily generalized to more complex
physical models involving several internal state variables.
We would like to note that the NGSPICE model presented in
Table 1 was included into the last distribution of NGSPICE
[23]. Moreover, different convergence and simulation issues
of memelements in SPICE will be considered in our future
publication. Finally, we note that threshold models of mem-
capacitive and meminductive systems can be implemented
in the SPICE environment in a similar way.
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Fig. 4. Time evolution of the applied voltage V (t), current I(t) and memristance RM(t) for memristive devices with (a) soft (α = 0.1β), and (b)
hard (α = 0) thresholds. The vertical dashed lines - corresponding to the onset of switching - serve as guide to the eye. The simulations
parameters are as follows: the applied voltage amplitude V0 = 5 V, ν = 0.05 GHz, Ron = 1 kΩ, Ro f f = 10 kΩ, RM(t = 0) = 5 kΩ,
β= 1010 kΩ/(V s), Vt = 4.6 V.
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Fig. 5. Frequency-dependent hysteresis loops for memristive devices with soft (a) and hard (b) thresholds. The simulations parameters are as in
Fig. 4 except of ν. The applied voltage frequencies ν are indicated on the plots. The insets (calculated at 0.1 GHz sine voltage frequency)
show the memristance as a function of applied voltage. The inset in (b) demonstrates that in the case of the hard threshold the memristance
changes only when the absolute value of the applied voltage exceeds the threshold voltage Vt .
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